

Compact Modeling of Inkjet Printed, High Mobility, Electrolyte-Gated Transistors

Gabriel C. Marques, Suresh K. Garlapati, Simone Dehm, Subho Dasgupta, Jasmin Aghassi and Mehdi B. Tahoori

Abstract—High mobility, electrolyte-gated transistors (EGTs) show high DC performance at low voltages (< 2 V). To model those EGTs, we have used different models for the below and the above threshold regime with appropriate interpolation to ensure continuity and smoothness over all regimes. This empirical model matches very well with our measured results obtained by the electrical characterization of EGTs.

Index Terms—Electrolyte-gated field-effect transistors, Semiconductor Oxide based devices, Printed electronics

I. INTRODUCTION

The field of Printed Electronics (PE) is a promising, young research area where the devices or electronic circuits are typically printed on flexible substrates. The flexible substrates lead to interesting applications, for instance in photovoltaics [1], radio frequency identification (RFID) tags [2], smart sensors [3], wearables [4], etc. In future, printed devices, like transistors, can play a key role within the *Internet of Things*, where computers and sensors are linked together into personal, everyday items [5]. In PE, usually field-effect transistors based on organic materials (OFETs) are used for the circuit design. However, OFETs exhibit low field-effect mobility values and a short lifetime under ambient conditions [6], [7], which finally results in low performable and lifetime-limited circuits.

Electrolyte-gated field-effect transistors (EGTs) based on inorganic semiconductor oxides present themselves as an alternative to the above mentioned OFETs, especially in the low voltage regime. The low

temperature required for the process [8], enables the usage of flexible plastic foils as substrates. Furthermore, EGTs with oxide semiconductors exhibit higher field-effect mobility values as well as thermal and long term stabilities even at lower voltage ranges [8] - [11].

A model, which might be used in the design of circuits based on EGTs, must capture the device characteristics accurately. A further requirement is that the modeled slopes must be continuous and smooth over all regimes in order to be integrated into circuit simulators, e.g. SPICE. For this purpose, several groups [12] - [15] have used a universal model [16] for amorphous thin film transistors (a-Si:H TFTs). However, the universal model does not reproduce the behavior of our EGTs and only considers voltage ranges above the threshold voltage V_{TH} . The high number of input parameters, that are necessary for the universal model, are also disadvantageous.

In this context, we use different models for the below and the above threshold regime [17]. The below threshold regime is modeled with the subthreshold swing model [16] and for the linear as well as the saturation regimes, an altered form of the Curtice model, originally developed for gallium arsenide field-effect transistors (GaAs FETs) [17] is employed. Regarding device and circuit simulations, continuity and smoothness are important criterions of a model. To ensure continuity and smoothness over all the regimes, an interpolation scheme is applied between the sub- and superthreshold regions. Before interpolating, the respective input parameters must be extracted from experimental data (output and transfer curves). The parameter extraction is done on a device with a W (channel Width) / L (channel length)-ratio of 1. For other W/L -ratios, the output current must just be multiplied with the W/L -ratio of interest. In case of input parameters change by replacing the materials for instance, the extraction routine must be repeated from beginning. Applying the methodology to our EGTs, the results show very reasonable agreements between measured and modeled curves.

Gabriel Cadilha Marques, gabriel.marques@kit.edu and Mehdi Baradaran Tahoori, mehdi.tahoori@kit.edu are with the Chair of Dependable Nano Computing (CDNC) at the Karlsruhe Institute of Technology (KIT), Haid-und-Neu-Str. 7, 76131 Karlsruhe

Suresh Kumar Garlapati, suresh.garlapati@kit.edu, Simone Dehm, simone.dehm@kit.edu and Subho Dasgupta, subho.dasgupta@kit.edu, are with the Institute of Nanotechnology (INT) at the Karlsruhe Institute of Technology, Hermann-von-Helmholtz-Platz 1, 76344 Eggenstein-Leopoldshafen

Jasmin Aghassi, jasmin.aghassi@kit.edu is with the Institute of Nanotechnology (INT) at the Karlsruhe Institute of Technology (KIT), Hermann-von-Helmholtz-Platz 1, 76344 Eggenstein-Leopoldshafen and the Hochschule Offenburg, Badstraße 24, 77652 Offenburg




Figure 1: Cross-section view of an organic field-effect transistor

The organization of this paper is as follows. In Section 2, the technology used for our EGTs and the device characteristics are presented. Section 3 describes the modeling methodology. In Section 4 the accuracy of the model is shown on a modeling example. Finally, Section 5 concludes the paper.

II. TECHNOLOGY

Organic p-type transistors are frequent but n-type organic transistors are still rare in Printed Electronics. A popular architecture of an OFET is known as the top-gate bottom-contact configuration (Figure 1). In the top-gate bottom-contact configuration an organic material, e.g. poly(3-hexylthiophen-2.5diyl)(P3HT), acts as channel between two metal electrodes (source and drain). On top of the channel follows an organic or inorganic insulator, which is sandwiched between the channel and a further metal electrode (gate). While the field-effect mobility is improved from $< 10^{-3} \text{ cm}^2(\text{Vs})^{-1}$ to $1 \text{ cm}^2(\text{Vs})^{-1}$, since the first reported OFET in 1989, the typical supply voltages are still quite high ($\gg 20 \text{ V}$).

To overcome the low field-effect mobility and the high voltage, which is a requirement for OFETs to perform well, an electrolyte-gated transistor based on an inorganic semiconductor oxide was proposed in [11]. Instead of a p-conducting channel, the EGT has an n-conducting channel, which is based on indium oxide (In_2O_3). Comparing EGTs with OFETs, the field-effect mobility of the semiconductor oxide based EGT ($126 \text{ cm}^2(\text{Vs})^{-1}$ in [11]) exceeds those of OFETs by orders of magnitude. The voltage range required for the EGTs ($\leq 2 \text{ V}$) is also smaller than the voltage range of a typical OFET, which makes it suitable for low-voltage applications.

Therefore, the transistor channel is based on an inorganic semiconductor and a solid polymer electrolyte forms the gate dielectric. The electrolyte-gating allows operating the devices at lower voltage ranges. By applying a positive potential on the gate, anions from the electrolyte are attracted to the gate-electrolyte interface. At the same time, cations migrate to the electrolyte-semiconductor interface, which causes accumulation of electrons inside the channel at the electrolyte-semiconductor interface. The accumulation of charges and ions at each interface leads to two electrical double layers (EDLs), known as the Helmholtz double layer (Figure 2) [20]. The formation of a

COMPACT MODELING OF INKJET PRINTED, HIGH MOBILITY, ELECTROLYTE-GATED TRANSISTORS




Figure 2: Formation of a Helmholtz double layer by applying a positive voltage to the gate

Helmholtz double layer results in a high gate capacitance ($4.33 \mu\text{F}/\text{cm}^2$ in [11]). The high gate capacitance in combination with high mobility channel materials results in high DC-performable devices [10], [11], [20]-[22].

Besides the high DC performance of EGTs, the device fabrication is very straightforward. First, the passive structures (source, drain and gate) are structured by lithography or laser ablation on a substrate. After structuring the electrodes, the channel is printed between source and drain with an inkjet printer. Then, the electrolyte is printed in a way that the channel and partially the gate electrode are covered by the electrolyte. In the last step (PEDOT:PSS), a conducting polymer, is printed on top of the electrolyte as top-gate.

III. COMPACT MODELING

For the silicon technology, a broad spectrum of transistor models are available. Some of the models, developed for silicon based transistors, can be adopted to model the printed transistors [12], [14], [23]. Within the overall range of transistor models, a universal model (AIM-SPICE level 15 model [24] or HSpice Level 61 model [25]) for amorphous thin film transistors (a-Si:H TFTs) [16] has gained a lot of attention. The popularity of the model is related to the fact that printed transistors have some similarities with a-Si:H TFTs [14], e.g. both are accumulation based devices. However, the AIM-SPICE level 15 model has a high number of input parameters, which first need to be extracted. In [12], [14], the unified model and parameter extraction method (UMEM) [26] is utilized to extract the parameters for the AIM-SPICE level 15 model, applied on an OFET. When we have employed UMEM to our inorganic oxide based EGTs, an accurate match between the modeled and the measured results is not possible. Therefore our objective has been to model EGTs with an accurate model, which has at the same time the lowest number of possible input parameters. Additionally, to avoid convergence problems in circuit simulation, the model behavior must be continuous and smooth.

Table 1: Summary of extracted input parameters needed for the electrolyte-gated transistor model

Parameters	Below Threshold	Near Threshold	Above Threshold
D_n [cm^2s^{-1}]	$33.16e^{-3}$	-	-
I_0 [A]	$1.5e^{-10}$	-	-
n_0 [cm^3]	$1.10e^9$	-	-
a	-	$213.42e^{-6}$	-
b	-	$-185.88e^{-6}$	-
c	-	$55.32e^{-6}$	-
d	-	$-5.58e^{-6}$	-
α [V^{-1}]	4	4	4
λ [V^{-1}]	-	-	$50e^{-3}$
β [A/V^2]	-	-	$265e^{-6}$
V_{TH} [V]	-	-	0.45

To overcome the issues of UMEM, we used a model proposed in [17]. The model is based on the subthreshold swing model [16] for the below threshold regime and a modified version of the Curtice model [17] for the above threshold regime. A cubic interpolation in-between the subthreshold swing and the Curtice model ensure continuity and smoothness over all regimes.

Independent from the W/L -ratio of interest, it is recommended to start to model a device with a $W/L = 1$ and afterwards to multiply the output current with the respective W/L -ratio.

From [17], the subthreshold regime is modeled with the subthreshold swing model [16]:

$$I_{DS} = \frac{W}{L} q \cdot D_n \cdot n_0 \cdot e^{\frac{V_{GS}}{D_n}} \cdot \tanh(\alpha V_{DS}) + I_0,$$

where W is the channel width, L is the channel length, q is the elementary charge of an electron, D_n is the diffusion coefficient, n_0 is the electron density, α is the fitting parameter describing the knee region, V_{DS} is the drain-source voltage and V_{GS} is the gate-source voltage.

Next, the above threshold regime is modeled with the Curtice model:

$$I_{DS} = \beta (V_{GS} - V_{TH})^2 \cdot \tanh(\alpha V_{DS}) \cdot (1 + \lambda V_{DS}),$$

$$\text{with } \beta = \frac{W}{L} \cdot \mu_{FET} \cdot C_{Gate},$$

where V_{TH} is the threshold voltage, λ is the channel length modulation parameter, μ_{FET} is the field-effect mobility and C_{Gate} is the gate capacitance.

As final step, a cubic interpolation between the below and the above threshold regions ensures continuity and smoothness over all regimes:

$$I_{DS} = (aV_{GS}^3 + bV_{GS}^2 + cV_{GS} + d) \cdot \tanh(\alpha V_{DS}) \cdot (1 + \lambda V_{DS})$$

IV. RESULTS AND VALIDATION WITH MEASUREMENTS

The experimental data is based on an electrolyte-gated transistor with a printed indium oxide In_2O_3 channel and a W/L -ratio of 1. The electrolytic insulator and the PEDOT:PSS (top gate) have also been printed. The EGTs have been electrically characterized with a probe station and a parameter analyzer. In a second step we extracted the model parameters with the proposed methodology in [17] and summarized the results in Table 1. The simulated IV curves and transfer characteristics show a very good agreement with our measurement results (Figure 3). As the model behavior is continuous and smooth, it is possible to implement the model in a hardware description language (HDL), e.g. Verilog-A, and to use it for circuit simulation. To verify the usability of the model for circuit simulation, an inverter consisting of an EGT and a resistor is simulated at 1 V supply voltage (V_{DD}) (Figure 4). The EGT in the pull down network has a W/L -ratio of 1 and the resistor in the pull up network has a resistance of 200 k Ω . In Figure 4 the input voltage V_{in} of the inverter is swept from 0 V to 1 V and the output voltage V_{out} is also reaches from 0 V to 1 V.




Figure 3: Measured drain-source current versus modeled drain-source current in dependence from the drain-source voltage and the gate-source voltage




Figure 4: Simulation of an inverter with a resistor in the pull-up network and EGT in the pull-down network

Electrolyte-gated field-effect transistors based on inorganic semiconductor oxides show high DC performance compared with their organic counterparts. In this work, we modeled the DC behavior of such EGTs with different models corresponding to the transistor regimes. The model is implemented with Verilog-A and shows a very good agreement with experimental data. The usefulness of the model for circuit design is shown on the simulation of an inverter.

ACKNOWLEDGEMENT

This work is financially supported by the Helmholtz Gemeinschaft in kind of the Helmholtz Virtual Institute VI530.

REFERENCES

[1] H. Youn, H. J. Park, and L. J. Guo, "Printed nanostructures for organic photovoltaic cells and solution-processed polymer light emitting diodes", *Energy Technology*, vol. 3(4), pp. 340-350, 2015.

[2] S. Zhang, S. Li, S. Cheng, J. Ma, and H. Chang, "Research on smart sensing rfid tags under flexible substrates in printed electronics," in 16th International Conference on Electronic Packaging Technology (ICEPT), 2015, pp. 1006–1009.

[3] H. Marien, M. Steyaert, and P. Heremans, *Analog Organic Electronics - Building Blocks for Organic Smart Sensor Systems on Foil*. Springer New York Heidelberg Dordrecht London, 2012.

[4] H. F. Castro, E. Sowade, J. G. Rocha, P. Alpuim, A. V. Machado, R. R. Baumann, and S. Lanceros-Méndez, "Degradation of all-inkjet printed organic thin-film transistors with tips-pentacene under process applied in textile manufacturing," *Organic Electronics*, vol. 22, pp. 12 – 19, 2015.

[5] P. Rosa, A. Câmara, and C. Gouveia, "The potential of printed electronics and personal fabrication in driving the internet of things," *Open Journal of Internet of Things*, vol. 1(1), pp. 16 – 36, 2015.

[6] Z. Bao and J. Locklin, *Organic Field-Effect Transistors*. CRC Press, Boca Raton, FL 2007.

[7] S. K. Garlapati, T. T. Baby, S. Dehm, M. Hammad, V. S. K. Chakravadhanula, R. Kruk, H. Hahn, and S. Dasgupta, "Ink-jet printed cmos electronics from oxide semiconductors," *Small*, vol. 9(3), pp. 3075 – 3083, 2015.

[8] T. T. Baby, S. K. Garlapati, S. Dehm, M. Häming, R. Kruk, H. Hahn, and S. Dasgupta, "A general route toward complete room temperature processing of printed and high performance oxide electronics," *ACS Nano*, vol. 11(29), pp. 3591 – 3596, 2015.

[9] B. Nasr, D. Wang, R. Kruk, H. Rösner, H. Hahn, and S. Dasgupta, "High-speed, low-voltage, and environmentally stable operation of electrochemically gated zinc oxide nanowire field-effect transistors," *Advanced Functional Materials*, vol. 23(14), pp. 1750 – 1758, 2013.

[10] S. Dasgupta, G. Stoesser, N. Schweikert, R. Hahn, S. Dehm, R. Kruk, and H. Hahn, "Printed and electrochemically gated, high-mobility, inorganic oxide nanoparticle fets and their suitability for high-frequency applications," *Advanced Functional Materials*, vol. 22(23), pp. 4909 – 4919, 2012.

[11] S. Garlapati, N. Mishra, S. Dehm, R. Hahn, R. Kruk, H. Hahn, and S. Dasgupta, "Electrolyte-gated, high mobility inorganic oxide transistors from printed metal halides," *Applied Materials & Interfaces*, vol. 5(22), pp. 11 498 – 11 502, 2013.

[12] M. Estrada, A. Cerdeira, J. Puigdollers, L. Reséndiz, J. Pallares, L. F. Marsal, C. Voz, and B. Iñiguez, "Accurate modeling and parameter extraction method for organic tfts," *Solid-State Electronics*, vol. 49(6), pp. 1009 – 1016, 2005.

[13] L. Reséndiz, B. Iñiguez, M. Estrada, and A. Cerdeira, "Modification of amorphous level 15 aim spice model to include new subthreshold model," in 24th International Conference on Microelectronics (MIEL), vol. 1, 2004, pp. 291–294.

[14] O. Yaghmazadeh, Y. Bonmassieux, and A. Saboundji, "A spice-like dc model for organic thin-film transistors," *Journal of the Korean Physical Society*, vol. 54(1), pp. 523 – 526, 2009.

[15] X. Zhang, T. Ge, and J. S. Chang, "Fully-additive printed electronics: Transistor model, process variation and fundamental circuit designs," *Organic Electronics*, vol. 26, pp. 371 – 379, 2015.

[16] K. Lee, M. Shur, T. Fjeldly, and T. Ytterdal, *Semiconductor Device Modeling for VLSI*. New Jersey: Prentice Hall, 1993.

[17] G. C. Marques, S. K. Garlapati, D. Chatterjee, S. Dehm, S. Dasgupta, J. Aghassi and M. B. Tahoori, submitted

[18] W. R. Curtice, "A mesfet model for use in the design of gas integrated circuits," *IEEE Transactions on Microwave Theory and Techniques*, vol. 28(5), pp. 448 – 456, 1980

- [19] H. Sirringhaus, “25th anniversary article: Organic field-effect transistors: The path beyond amorphous silicon,” *Advanced Materials*, vol. 26(9), pp. 1319 – 1335, 2014.
- [20] S. H. Kim, K. Hong, W. Xie, K. H. Lee, S. Zhang, T. P. Lodge, and C. D. Frisbie, “Electrolyte-gated transistors for organic and printed electronics,” *Advanced Materials*, vol. 25, pp. 1822 – 1846, 2013.
- [21] M. J. Panzer, C. R. Newman, and C. D. Frisbie, “Low-voltage operation of a pentacene field-effect transistor with a polymer electrolyte gate dielectric,” *Applied Physics & Letters*, vol. 86(10), pp. 1 – 3, 2012.
- [22] K. Hong, S. H. Kim, K. H. Lee, and C. D. Frisbie, “Printed, sub-2v zno electrolyte gated transistors and inverters on plastic,” *Advanced Materials*, vol. 25(25), pp. 3413 – 3418, 2013.
- [23] J. Krumm, “Circuit analysis methodology for organic transistors,” Ph.D. Thesis, Universität Erlangen-Nürnberg, 2008.
- [24] Aim-spice, simulator for device and circuit simulation. [Online]. Available: <http://aimspice.com>
- [25] Hspice, simulator for device and circuit simulation. [Online]. Available: <http://synopsys.com>
- [26] A. Cerdeira, M. Estrada, R. García, A. Ortiz-Conde, and F. G. Sánchez, “New procedure for the extraction of basic a-si-h tft model parameters in the linear and saturation regions,” *Solid-State Electronics*, vol. 45, pp. 1077 – 1080, 2001.



Gabriel Cadilha Marques received the B.Eng. degree in Electrical Engineering in 2012 and the M.Eng. degree in Electronic and Mechatronic Systems in 2014 from the Technische Hochschule Nürnberg Georg Simon Ohm. He is currently a PhD student working on the field of printed electronics at the Chair of Dependable Nano Computing (CDNC) in cooperation with the Institute of Nanotechnology (INT) both located at the Karlsruher Institute of Technology (KIT).



Suresh Kumar Garlapati received his Bachelor of Technology (B.Tech) degree in Metallurgical Engineering in JNTU Hyderabad, India, in 2009. Then, he joined the Indian Institute of Technology (IIT) Madras and received his M.Tech degree in Metallurgical & Materials Engineering in 2011. After that, he is pursuing the PhD degree in Materials Science in Technical University of Darmstadt and Karlsruhe Institute of Technology. His research interests include printed electronics, oxide semiconductors, electrolyte gating, metal-insulator transition studies.



Simone Dehm finished her apprenticeship as lab assistant in physics at the Institute for Mechanical Process Engineering and Mechanics (KIT) in 1989. From 1989 until 2003 she worked as a Lab Technician at the Integrate Optics Technologies – JDS Uniphase Photonics. Since 2006 she is working as a lab technician in the research unit Charge transport and light-matter interaction in carbon nanosystems of Prof. R. Krupke at KIT in the Institute of Nanotechnology (INT).



Subho Dasgupta received his PhD degree in Material Science from Technical University of Darmstadt (TUD), Germany in 2009. Presently, he is working as a group leader at Karlsruhe Institute of Technology (KIT), Germany. In 2013-14 he was a visiting scientist at Lawrence Livermore National Laboratory, USA. His research interests include printed oxide electronics, nanomagnetism, electrochemistry, Li-ion batteries, electronic transport in nanoporous and bulk carbon species etc. He has authored/co-authored 20 research papers, and filed 8 US/European patent applications which are either granted or under review.



Jasmin Aghassi studied physics at the RWTH Aachen and received her PhD from Karlsruhe University (today KIT) in nano-electronics. Afterwards she joined Infineon Technologies AG in Munich as a research and development engineer focusing on CMOS low power development for wireless applications. In this function she worked as a short time delegate in the IBM Semiconductor Alliance (ISDA) in East Fishkill, USA, as a modeling and device expert. In 2011 she moved on to Intel Mobile Communications as a Technology Platform Manager. She was hired as executive director of the R&D network NanoMat at KIT in 2012 and was additionally appointed in 2013 as a full Professor in Electrical Engineering at the University of Applied Sciences Offenburg. Her research interests are low power electronics, novel nano devices and printed electronics.



Mehdi Tahoori is professor and Chair of Dependable Nano-Computing (CDNC) at Karlsruhe Institute of Technology (KIT) in Germany since 2009. Before that he was an associate professor of ECE at Northeastern University, Boston, USA. He received his Ph.D. and M.S. in Electrical Engineering from Stanford University in 2003 and 2002, respectively, and B.S. in Computer Engineering from Sharif University, Iran, in 2000. He has published more than 200 conference and journal papers and holds several patents on various aspects of emerging technologies for computing and resilient system design. He is on the organizing and technical program committee of various design automation, test, and reliability conferences and workshops such as ITC, VTS, ETS, DATE, DAC, ICCAD, ASP-DAC, IOLTS, GLSVLSI, VLSID, SELSE. He is an associate editor of ACM Journal of Emerging Technologies for Computing and IEEE Design and Test Magazine. He was the recipient of National Science Foundation CAREER Award. He has received a number of best paper nominations and awards at various conferences.