Volltext-Downloads (blau) und Frontdoor-Views (grau)
  • search hit 9 of 34
Back to Result List

Printed Logic Gates Based on Enhancement- and Depletion-Mode Electrolyte-Gated Transistors

  • Electrolyte-gated thin-film transistors (EGTs) with indium oxide channel, and expected lifetime of three months, enable low-voltage operation (~1 V) in the field of printed electronics (PEs). The channel width of our printed EGTs is varied between 200 and 1000 μm, whereas a channel length between 10 and 100 μm is used. Due to the lack of uniform performance p-type metal oxide semiconductors,Electrolyte-gated thin-film transistors (EGTs) with indium oxide channel, and expected lifetime of three months, enable low-voltage operation (~1 V) in the field of printed electronics (PEs). The channel width of our printed EGTs is varied between 200 and 1000 μm, whereas a channel length between 10 and 100 μm is used. Due to the lack of uniform performance p-type metal oxide semiconductors, n-type EGTs and passive elements are used to design circuits. For logic gates, transistor-resistor logic has been employed so far, but depletion and enhancement-mode EGTs in a transistor-transistor logic boost the circuit performance in terms of delay and signal swing. In this article, the threshold voltage of the EGT, which determines the operation mode, is tuned through sizing of the EGTs channel geometry. The feasibility of both transistor operation modes is demonstrated for logic gates and ring oscillators. An inverter operating at a supply voltage of 1 V shows a maximum gain of 9.6 and a propagation delay time of 0.7 ms, which represents an improvement of ~ 2x for the gain and oscillation frequency, in comparison with the resistor-transistor logic design. Moreover, the power consumption is reduced by 6x.show moreshow less

Export metadata

Additional Services

Search Google Scholar

Statistics

frontdoor_oas
Metadaten
Document Type:Article (reviewed)
Zitierlink: https://opus.hs-offenburg.de/4342
Bibliografische Angaben
Title (English):Printed Logic Gates Based on Enhancement- and Depletion-Mode Electrolyte-Gated Transistors
Author:Gabriel Cadilha Marques, Anushka Birla, August Arnal Rus, Simone Dehm, Eloi Ramon, Mehdi Baradaran Tahoori, Jasmin Aghassi-HagmannStaff MemberORCiDGND
Year of Publication:2020
Creating Corporation:IEEE
First Page:3146
Last Page:3151
Parent Title (English):IEEE Transactions on Electron Devices
Volume:67
Issue:8
ISSN:0018-9383 (Print)
ISSN:0096-2430 (Online)
DOI:https://doi.org/10.1109/TED.2020.3002208
Language:English
Inhaltliche Informationen
Institutes:Fakultät Elektrotechnik, Medizintechnik und Informatik (EMI) (ab 04/2019)
Institutes:Bibliografie
Formale Angaben
Open Access: Closed Access 
Licence (German):License LogoUrheberrechtlich geschützt