Fakultät Elektrotechnik, Medizintechnik und Informatik (EMI) (ab 04/2019)
Refine
Year of publication
- 2020 (116) (remove)
Document Type
- Conference Proceeding (32)
- Article (reviewed) (31)
- Article (unreviewed) (13)
- Bachelor Thesis (8)
- Contribution to a Periodical (6)
- Letter to Editor (6)
- Master's Thesis (6)
- Patent (6)
- Report (3)
- Book (1)
Conference Type
- Konferenzartikel (29)
- Konferenz-Abstract (1)
- Konferenz-Poster (1)
- Sonstiges (1)
Language
- English (76)
- German (38)
- Other language (1)
- Russian (1)
Keywords
Institute
- Fakultät Elektrotechnik, Medizintechnik und Informatik (EMI) (ab 04/2019) (116)
- ivESK - Institut für verlässliche Embedded Systems und Kommunikationselektronik (18)
- IMLA - Institute for Machine Learning and Analytics (10)
- Fakultät Medien und Informationswesen (M+I) (bis 21.04.2021) (2)
- Fakultät Wirtschaft (W) (2)
- POIM - Peter Osypka Institute of Medical Engineering (2)
- Fakultät Maschinenbau und Verfahrenstechnik (M+V) (1)
- INES - Institut für nachhaltige Energiesysteme (1)
Open Access
- Closed Access (55)
- Open Access (51)
- Bronze (8)
- Closed (3)
- Gold (2)
Enabling ultra-low latency is one of the major drivers for the development of 5G cellular networks to support delay sensitive applications including factory automation, autonomous vehicles and tactile internet. Long Term Evolution for Machines (LTE-M) is a 3rd Generation Partnership Project (3GPP) Release 13 standardized cellular network currently optimized for Ultra-Reliable Low Latency Communication (URLLC). To reduce the latency in cellular networks, 3GPP has proposed a few latency reduction techniques that include Semi-Persistent Scheduling (SPS) and short Transmission Time Interval (sTTI). The ivESK institute is actively working on these proposals to support low latency applications with cellular networks. This artical describes these latency reduction techniques that are developed as an extention to an open source network simulator (ns-3). The results from the simulations are also presented and discussed.
Изобретение относится к области связи. Технический результат – упрощение синхронизации сетевых узлов в беспроводной сети, реализованных на экономичных аппаратных средствах, сохраняя точную синхронизацию. Для этого предусмотрены следующие шаги: принимается кадр синхронизации и определяется метка времени синхронизации ТАP; с помощью часов IWC, содержащихся в IWC, генерируется метка времени ТB, определяющая время приема кадра синхронизации; создается изменение потенциала на порте IWC, являющееся событием синхронизации; с помощью часов IWC генерируется временная метка TSE, определяющая момент события синхронизации; и SED определяет событие синхронизации посредством анализа временной длительности изменения потенциала порта IWC и генерирует метку времени TS, используя синхронизированный сигнал времени TCCG, где TS определяет то же самое время события синхронизации, что и TSE. ТAP, ТB, TSE и TS, определяемые посредством обработки одного или нескольких кадров события синхронизации, затем используются для синхронизации синхронизированного сигнала времени TCCG, генерируемого системой CCG, с сигналом времени ведущего устройства.
Many different methods, such as screen printing, gravure, flexography, inkjet etc., have been employed to print electronic devices. Depending on the type and performance of the devices, processing is done at low or high temperature using precursor- or particle-based inks. As a result of the processing details, devices can be fabricated on flexible or non-flexible substrates, depending on their temperature stability. Furthermore, in order to reduce the operating voltage, printed devices rely on high-capacitance electrolytes rather than on dielectrics. The printing resolution and speed are two of the major challenging parameters for printed electronics. High-resolution printing produces small-size printed devices and high-integration densities with minimum materials consumption. However, most printing methods have resolutions between 20 and 50 μm. Printing resolutions close to 1 μm have also been achieved with optimized process conditions and better printing technology.
The final physical dimensions of the devices pose severe limitations on their performance. For example, the channel lengths being of this dimension affect the operating frequency of the thin-film transistors (TFTs), which is inversely proportional to the square of channel length. Consequently, short channels are favorable not only for high-frequency applications but also for high-density integration. The need to reduce this dimension to substantially smaller sizes than those possible with today’s printers can be fulfilled either by developing alternative printing or stamping techniques, or alternative transistor geometries. The development of a polymer pen lithography technique allows scaling up parallel printing of a large number of devices in one step, including the successive printing of different materials. The introduction of an alternative transistor geometry, namely the vertical Field Effect Transistor (vFET), is based on the idea to use the film thickness as the channel length, instead of the lateral dimensions of the printed structure, thus reducing the channel length by orders of magnitude. The improvements in printing technologies and the possibilities offered by nanotechnological approaches can result in unprecedented opportunities for the Internet of Things (IoT) and many other applications. The vision of printing functional materials, and not only colors as in conventional paper printing, is attractive to many researchers and industries because of the added opportunities when using flexible substrates such as polymers and textiles. Additionally, the reduction of costs opens new markets. The range of processing techniques covers laterally-structured and large-area printing technologies, thermal, laser and UV-annealing, as well as bonding techniques, etc. Materials, such as conducting, semiconducting, dielectric and sensing materials, rigid and flexible substrates, protective coating, organic, inorganic and polymeric substances, energy conversion and energy storage materials constitute an enormous challenge in their integration into complex devices.
Diese Arbeit befasst sich mit agilen Methodiken zur Konzeption einer Softwarearchitektur. Es wurden Vorgehensweisen der Anforderungserhebung basierend auf themenspezifischer Literatur recherchiert und angewandt. Passend zu den Anforderungen wurden Architektur- und Dokumentationsmittel gewählt, welche die Konzeption der Architektur sowie die Implementierung der geforderten Software zum Erstellen und Ausführen von Lasttests auf softwarebasierten Langzeitarchivsystemen erleichtern sollen. Ein bestehendes Softwaresystem, welches bisher diese Aufgabe übernommen hat, wurde als Grundlage einer Neuentwicklung in Betracht gezogen. Es wurde dahingehend analysiert, aber begründet verworfen. In der Konzeptionsphase wurde eine Lösungsstrategie ermittelt sowie die Struktur der Architektur geplant und dokumentiert. Anhand eines beispielhaften Datenflusses wurde die Realisierbarkeit des Modells nachgewiesen. Auf Basis einer frei zugänglichen Architekturdokumentationsvorlage wurde eine Dokumentation des Konzeptes erstellt, welche einen schnellen Start in die agile Entwicklungsphase ermöglichen soll.